The most spread and the best known are scan designs techniques. They assume that during testing mode all memory elements (flip-flops and latches) in a sequential circuits are connected into one or more shift registers or scan paths. By far LFSR is the most popular device for generation pseudorandom test sequences. Also a structure of LFSR can be modified to accept an internal input in order to work as a polynomial divider (called Signature Analyzer ~ SA). That is why the sufficient amount of energy is consumed during the shifting mode, for the bit stream generation, output response compaction and hit stream shifting into the scan. In [6] was shown that BlST hardware may up to 70 % oftotal energy during testing mode. This paper presents new so~utions for reducing the switching activity of ElST environment for the scan-organized The paper is organized as follows. In section 2, the power are investigated, section 3 presents basic scan-based ElST architecture, section 4 presents switching activity estimation proposed solution is described, section 6 presents switching activity estimation for test response compactors, section 7 shows switching activity reduction estimation.
I. INTRODUCTION
Circuits, due fo a wide range of critical applications, the design task no longer concentrate Over area/perfomance trade-off only. There are new variables becoming of primary concems, and power consumption is more important now for critical applications, such as mobile computing devices and cellular phones.
Power consumption in digital CMOS circuits is directly depending on frtwency and physical Parameters of the primary gates. It has been shown in Ill that power BISTarchitectures.
consumption during testing mode is higher than during normal working mode, ~h~~ is why any new solution for power for practice, At the Same The generated in the circuit after application ofone clock estimation, which is v e v precise approximation pulse is named Weighted Switching Activity (WSAJ and can be expressed as:
This metrics will be used to measure the power efficiency of BIST hardwire.
III. SCAN-BASED ARCHITECTURE
Let US consider the typical scan-based architecture for builtin self-test (Fig.1 ). There'are two main components of this compaclor. A test pattern generator consists of ml-bit LFSR, which task is to feed a single kl-bit into scan path SPI (Fig. I) . A compactor consists of a k2-bit scan path SP2 which is fed into a signature analyzer (SA). For all units of this architecture there is one clock source feu:
2) a To simplify the presentation, the following notations is applicable. Let (ao} = uo,a,,a *... aL., be a characteristic shift of a M-sequence defined by a generated polynomial ~(x) of a ndegree (where L = T -l is a period of a M-sequence). From the definition [I I], the characteristic is such a shifl for which the following relation become true ai=ali (for i=I,ZJ... L1). Appropriate shifting a copy of M-sequence on i steps will be named (aJ. Each selection of qth bit of the M-sequence is called a decimafion of the M-sequence.
We can assume that decimation is proper (or normal) when q is relatively prime to L. One of the properties of M-sequence is that a proper decimation of it is also M-sequence of the same period. As have been shown in [I21 the sum modulo 2 two M-sequences shifted equally on a half of period allows to receive the same M-sequence generated with the double frequency. The generation example of a M-sequence with the double frequency is shown in Fig. 4,a -Isn_T-u-u?I7_n_T Let LIS analyze the switching activity of a basic and the new structure of SA. We assume that the number of clock pulses is equal to 16 in both cases. In the first case 64-bit test response were fed into scan path SP2. In the second one, 128-bit test response were fed into scan path SP2. (Fig.6.b) . Switching activity of subsets SI has not =hanged, SinCe sAs,=8.16.~~5=1280, The number of inputs path, which has been proposed in [131. This Circuit generates of subset 32 has not changed, but additional switching has the M-sequence with double frequency. Let us find switching occurred on ~. 
Consider now circuit in

VII. SWITCHING ACTIVITY REDUCTION ESTIMATION
Let us find weighted switching activity for presented above structures for general case. We assume that m is higher degree of characteristic polynomial. 1) LFSR and scan path SPI (Fig.3) WSAua=2=2lm+l 9.5 2) TPGZX and scan path (Fig.5) WSAm=I 1.25m+ll.5 3 ) SA and scan path SP2 (Fig.6,a) WSAsA=21m+25.5 4) SA2x and scan path (Fig.6.b) WSASUx=i 1.25m+17.25 Let us compare efliciency above structures for m=30. The results are given in Table I . 
